178. (Twice Amended) The method of claim 176 wherein the 2 binary value is representative of a number of clock cycles of the 3 external clock signal to transpire before the memory device samples the data, and wherein the first portion of the data is provided to 5 the memory device after the number of clock cycles transpire.

Kindly ADD the following claims:

4

5

198. (New) A synchronous memory device including an array of emory cells, wherein the memory device comprises: a programmable register to store a binary value; 4 a plurality of input receivers to sample first and second 5 operation codes synchronously with respect to an external clock signal, wherein: 6 the first operation code initiates storage of the binary 8 value in the programmable register; and 9 the second operation! code initiates a read operation; and 10 a plurality of output drivers to output data in response to the second operation code, wherein: 11 12 a first portion of the data is output synchronously with 13 respect to a rising edge transition of the external clock signal: and 14 15 a second portion of the data is output synchronously with 16 respect to a falling edge transition of the external clock 17 signal. 1 199. (New) The memory device of claim 198 wherein the first 2 operation code is sampled synchronously with respect to a first 3 transition of the external clock signal and the second operation

code is sampled synchromously with respect to a second transition

of the external clock signal.

6

9

1 (New) The memory device of claim 199 wherein the first operation code is included in a control register access packet and 2

the second operation code is #ncluded in a read request packet. 3

1 201. (New) The memory device of claim 200 wherein the read 2 request packet includes address information.

1 202. (New) The memory device of claim 198 wherein the array of 2 memory cells includes dynamic memory cells.

203. (New) The memory device of claim 202 wherein the memory 1 2 device further includes a delay lock loop, coupled to the plurality 3 of output drivers, to synchronize the outputting of data with the 4 external clock signal.

1 204. (New) The memory device of claim 203 wherein the delay 2 lock loop further includes:

3 a delay line to genérate an internal clock signal, wherein the internal clock signal/ has a delay with respect to the external 4 5 clock signal; and

a comparator to compare the internal clock signal with the external clock signal, wherein the delay of the internal clock 7 8 signal is adjusted based on the comparison between the internal clock signal and the external clock signal.

1 205. (New) The memory device of claim 198 wherein the second 2 operation code includes precharge information.

- 1 206. (New) The memory device of claim 205 further including a
- 2 plurality of sense amplifiers to access the data from the array of
- 3 memory cells, wherein the precharge information initiates automatic
- 4 precharge of the plurality of sense amplifiers after the data is
- 5 accessed from the array of memory cells.
- 1 207. (New) The memory device of claim 198 wherein the binary
- 2 value represents a device identifier.
- 1 208. (New) The memory device of claim 198 wherein the binary
- 2 value represents a location of a defective portion of the array of
- 3 memory cells.
- 1 209. (New) The memory device of claim 198 wherein the binary
- 2 value represents a delay time.
- 1 210. (New) The memory device of claim 198 wherein the first
- 2 portion of data is output, in response to the second operation
- 3 code, after the delay time transpires.